Home | Issues | Profile | History | Submission | Review
Vol: 4(4) No: 1 / March 1994      

Systolic Fault-Tolerant Correlator Design
Vladimir Golovko
Brest Polytechnic Institute, Departament of Electronics And Mechanic, ul. Moskovskaja, 267, 224017 Brest, Republic of Belarus
Vitalij Gladyschuk
Brest Polytechnic Institute, Departament of Electronics And Mechanic, ul. Moskovskaja, 267, 224017 Brest, Republic of Belarus
Gennady Muravjov
Brest Polytechnic Institute, Departament of Electronics And Mechanic, ul. Moskovskaja, 267, 224017 Brest, Republic of Belarus
Leonid Machnist
Brest Polytechnic Institute, Departament of Electronics And Mechanic, ul. Moskovskaja, 267, 224017 Brest, Republic of Belarus


Keywords: systolic processor, correlation signal function

Abstract
In this paper we examine systolic processor project for correlation signal function calculation. Systolic processor is testable and fault-tolerant with small cost of production. This paper includes specific circuit for systolic processor realization.

References
[1] S. Y. Kung, VLSI Array Processors (Prentice Hall, 1988).
[2] V. A. Golovko, Designing of fault-tolerant VLSI circuits, in: Construction’s Technology of CAD VLSI (Minsk, Institute of Engineering Cybernetics, 1989) 40-51.